A High Speed 3.3V Current Mode CMOS Comparators with 10-b Resolution

نویسندگان

  • J. D. B. Soldera
  • N. Oki
چکیده

: This paper presents a high speed current mode CMOS comparator. The comparator was optimized for allows wide range input current 1mA, ±0.5uA resolution and has fast response. This circuit was implemented with 0.8μm CMOS nwell process with area of 120μm X 105μm and operates with 3.3V (±1.65V).

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

High Resolution CMOS Current Comparators: Design and Applications to Current-Mode Function Generation

This paper uses fundamental models to derive design conditions for maximum speed and resolution in CMOS transimpedance comparators. We distinguish two basic comparator architectures depending on whether the input sensing node is resistive or capacitive, and show that each type yields advantages for different ranges of input current. Then, we introduce a class of current comparator structures wh...

متن کامل

New Realization of Current Comparator and Its Application as Current Mode Adc

In this paper, two new high speed low power current comparators are proposed. The first comparator uses resistive load amplifiers in gain stage which is modified by including a resistive feedback in the gain stage for better speed. Simulations have been carried out on SPICE using TSMC 0.18um CMOS technology. The results show a resolution of ± 50 nA for both the comparators and an improved delay...

متن کامل

Design of Energy Efficicent CMOS Current Comparator

In high-speed high-resolution analog to digital converters, comparators have a key role in quality of performance. High power consumption and delay is one of the drawbacks of these circuits which can be reduced by using suitable architectures. Many versions of comparator are proposed to achieve desirable output in sub-micron and deep sub-micron design technologies. Back to back inverter in the ...

متن کامل

A 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology

A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...

متن کامل

Low-Kickback-Noise Preamplifier-Latched Comparators Designed for High-Speed & Accurate ADCs

High-resolution high-speed comparators are one of the main cores in the implementation of the high-performance systems, such as ADCs. Two comparators are presented in this paper where both of the structures are suitable for high-speed, low-noise and accurate applications. The comparators are designed, based on the positive feedback structure of two back-to-back inverters. An improved rail-to-ra...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000